


Optimum Spiral Inductor Synthesis for
UMC's Virtual Inductor Library using
EMX®

Integrand Software Inc.

www.integrandsoftware.com




Outline

- Collaboration between UMC and Integrand
 - Industry first “virtual” inductor library for 0.13um
 - Scalable models and synthesis tools within FDK
- EMX®
 - electromagnetic simulation of passives
- EMX-Continuum™
 - scalable models of spiral inductors
- The Optimum Inductor Finder™
 - Layout synthesis within Cadence Virtuoso® environment
 - Enabled by 

EMX


- Electromagnetic simulation
 - Simulation engine for analysis of passive structures
 - DAC 2004
 - S. Kapur and D. E. Long, *Large-scale full-wave simulation*, pp 806-809.
 - EMX is extremely fast and very accurate
 - 10X-100X faster than other commercial simulators
- Distinguishing features
 1. Electromagnetics (accuracy)
 2. Numerical Analysis (speed)
 3. Software (user friendly)

“EMX: Software Network Analyzer”



Network Analyzer

De-embedding




Same mask GDSII layout used for wafer fabrication and EM simulation

EMX vs UMC Meas


Electromagnetics (accuracy)

$$E_s(r) = \frac{1}{\sigma} J(r) + j\omega A(r) + \nabla \phi(r).$$

- Physical Effects on ICs
 - R,L,C and Substrate effects unified and fully coupled
- Inductance
 - Distributed 3D volume currents
- Resistance
 - Skin effect and volume loss
- Capacitance
 - Accurate sidewalls MOM caps
 - Thin-film MIM caps
- Substrate
 - Multi-layered lossy substrates
 - Substrate doping and bias




3D mesh of UMC inductor



Current Flow

Numerics (speed)

- Integral Equation Based 3D EM field solver
 - Preconditioned Iterative methods
 - New “Full-Wave” FMM
 - Layout-regularity exploiting
 - Adaptive Fast Frequency Sweep using Krylov Subspace techniques
- Speed
 - 2 orders of magnitude faster than finite-element, 1 order faster than BEM




UMC inductor

9244 basis functions
 13692 vector potential elements
 4877 scalar potential elements


Freq Range	Frequencies	Time	Memory
5 GHz	1	40 sec	7 MB
0.1 to 20 GHz	Sweep (201)	90 sec	22 MB

AMD Athlon XP 3200
 2.2 GHz, 1G RAM


IND803 umc013-nwell-G13409




IND803 umc013-psub-G13409




IND804 umc013-psub-G13409




IND804 umc013-nwell-G13409




IND805 umc013-nwell-G13409




IND821 umc013-nwell-G13409



IND806 umc013-nwell-G13409





IND821 umc013-psub-G13409



Scalable Models

- “Scalable” Models of Inductors
 - Spice models parameterized by geometry
 - Critical for foundry model libraries
- Traditionally
 - Active devices (simple geometry, MOSFET)
 - Simple passives (plate capacitors, A/d)
 - Either not done for inductors or done “poorly”
 - Conventional Wisdom: Inductor models are difficult to parameterize due to large design space

Design Space of Inductors




- Design space is large (5D)
- Covers every conceivable inductor

Design Space


nt: 1.5 to 7.5 turns
w: 3 μ m to 10 μ m
s: 1.5 μ m to 5 μ m
od: 75 μ m to 300 μ m
f: DC to 20GHz

Smoothness of Space




- Intuition


- For all passive structures
- Small changes in geometry
 - result in *small* “smooth” changes in electrical characteristics
 - L, Q



Parameterized Model



Inductor Model



$$L_c = f_1(w, od, nt, s)$$

$$C_{sub1} = f_2(w, od, nt, s)$$

$$R_{sub2} = f_3(w, od, nt, s)$$


...

...

Every component in subcircuit is accurately captured by a function that is parameterized by geometry


Scalable Model vs Table Lookup

- RLCK model has several advantages
 - Compact representation
 - Portable across Spice simulators
 - Spectre, ADS, Eldo, HSPICE
 - Noise analysis and transient behavior correct
- Table lookups are always “clunky”
 - Discontinuous
 - Non-portable
- Spice models are C^∞
 - usable in a gradient-based design space search
- Main difficulty is automatically building the spice representation



The Optimum Inductor Finder

- Design Space Prober
 - Finding optimal inductor design
 - Using the scalable spice models
 - Gradient-based approach for finding designs in high-dimensions
 - Accurate within a few percent of EMX
 - Almost instantaneous playback (5-10s)
 - GUI interface in Cadence Virtuoso
 - *Enabled by Integrand's membership in the Cadence Connections Program*
 - Integrated with UMC FDK
 - Can make Area/Q/Bandwidth tradeoffs for optimal design synthesis



Maximize Q

- Maximizing Q is one of the most important metrics of inductor design
- Given inductance
- Find the inductor
 - With best Q
 - No constraint on area
- About 5s run time

OK Cancel Defaults Apply Help

Model: lnw_cr20k_rfvi1

Mode: Single Ended

Constraint: Maximize Q

Electrical Input Parameters

Inductance: 2nH

Center Frequency (Hz): 5G

Desired Q: 0

Desired Area: 1e99

Delta L (percent): 1

Bandwidth (Hz): 0

Design Parameters

L: 1.999865e-09


Q: 16.62126

Area (in sq microns): 62039.1

W: 1e-05 OD: 0.00020935 NT: 2.5 S: 1.5e-06 SRF: 1.666299e+10

Minimize Area

- 50% of the area on a typical RF chip is consumed by inductors due to large area requirement
- Can find inductors with slightly less Q but much less area
- Given Inductance
- Find the inductor
 - With at least user-specified Q
 - With minimum area



Optimal Inductor Design for UWB

OK Cancel Defaults Apply Help

Model:

Mode:

Constraint: About

Electrical Input Parameters

Inductance: Delta L (percent):

Center Frequency (Hz): Bandwidth (Hz):

Desired Q:

Desired Area:


Design Parameters

L: Q:

Area (in sq microns):

W: OD: NT: S: SRF:



Plot



Trading Q for consistent inductance over wide bandwidth

The goal of UWB design is to “flatten the inductance”

Differential Design



- Differential model operation to reduce capacitive substrate loss

Single Ended vs Differential Inductor

UMC's FDK with the Optimum Inductor Finder

Model Name: **lnw_cr20k_rfvil**

Mode: **Single Ended**

Outer Diameter: **209.35u M**

Metal Width: **10u M**

Metal Spacing: **1.5u M**

Number of Turns: **2.5**

Freq: **5G Hz**

Inductance: **1.999865n H**

Q: **16.62126**

SRF: **16.66299G Hz**

Parameters: **valid**

Plot

Optimum Inductor Finder

CDF

OK Cancel Defaults Apply Help

Model: **lnw_cr20k_rfvil**

Mode: **Single Ended**

Constraint: **Maximize Q** About

Electrical Input Parameters

Inductance: **2nH** Delta L (percent): **1**

Center Frequency (Hz): **5G** Bandwidth (Hz): **0**

Desired Q: **0**

Desired Area: **1e99**

Design Parameters

L: **1.999865e-09**



Q: **16.62126**

Area (in sq microns): **62039.1**


W: **1e-05** OD: **0.00020935** NT: **2.5** S: **1.5e-06** SRF: **1.666299e+10**

Plot


OIF



DAC 2005 Layout View







Symbol View



Scalable Spice Model₂₁

Typical Model Accuracy



Conclusion

- UMC Research and Development Team
 - DS: Tsun-Lai Hsu, Tony CP Liao, Liwei Lin, Jeff Liu
 - CRD: Yu-Chia Chen, Bigchoug Hung, Alfred H.C. Tseng, Victor Liang
 - UMC-USA: Zheng Zeng, Jin Shyong Jan, L.C. Yeh
- Successful and ongoing collaboration between UMC and Integrand Software Inc.
 - Extend the functionality of the UMC FDK to develop scalable models for other passives